

FIG. 1
PRIOR ART




Figure 2a




Figure 2b




Figure 3 CEPA alignment example




Figure 5 CEPA timing diagram (e.g. 50 IT line image)

05870303 05870301

60~

88b

62

~64

~66


~68

~68a

68c

[] = FPGA

FIG. 6









FIG. 8a FEPA BLOCK DIAGRAM



DELAY TRUTH TABLE

	LOW	HIGH
SELECT1	Latch0	Latch2
	Eclk3	Eclk1
SELECT2	Latch3	Latch1
	Eclk2	Eclk0

Fig 8b






Fig 8d




FIG. 9A FEPA DIAGRAM for Second Preferred Embodiment






Figure 3 FEPA delay block diagram

Figure 9 FEPA signal timing diagram




FEPA DELAY CIRCUIT (ONE PER DRIVER IC)



FEPA DELAY SELECT CIRCUIT (ONE PER LED)

FIG. 12

FIG 13a




Odd and even shifted same

FIG 13b



Odd's only shifted +1/4 delta producing +1/8 average shift appearance

FIG 13c



Even's only shifted +1/4 producing +1/8 average average shift appearance

